summaryrefslogtreecommitdiff
path: root/shared-module
diff options
context:
space:
mode:
authordean <deanm1278@gmail.com>2018-02-05 10:44:29 -0500
committerdean <deanm1278@gmail.com>2018-02-05 10:44:29 -0500
commit68309c3fac4c59cc6c22ffa0a9a7e64a582f6dfc (patch)
tree3e0ebce59384b628d20e8c612b9b607fe5dc5e11 /shared-module
parent0e13aba2fe2f19eab62a55abe75411309f0aeceb (diff)
replace tabs with spaces
Diffstat (limited to 'shared-module')
-rw-r--r--shared-module/bitbangio/SPI.c42
1 files changed, 21 insertions, 21 deletions
diff --git a/shared-module/bitbangio/SPI.c b/shared-module/bitbangio/SPI.c
index f65cbeaec..e572d4aab 100644
--- a/shared-module/bitbangio/SPI.c
+++ b/shared-module/bitbangio/SPI.c
@@ -257,13 +257,13 @@ bool shared_module_bitbangio_spi_transfer(bitbangio_spi_obj_t *self, const uint8
for (size_t i = 0; i < len; ++i) {
uint8_t data_out = dout[i];
uint8_t data_in = 0;
- for (int j = 0; j < 8; ++j, data_out <<= 1) {
- common_hal_digitalio_digitalinout_set_value(&self->mosi, (data_out >> 7) & 1);
- common_hal_digitalio_digitalinout_set_value(&self->clock, 1 - self->polarity);
- data_in = (data_in << 1) | common_hal_digitalio_digitalinout_get_value(&self->miso);
- common_hal_digitalio_digitalinout_set_value(&self->clock, self->polarity);
- }
- din[i] = data_in;
+ for (int j = 0; j < 8; ++j, data_out <<= 1) {
+ common_hal_digitalio_digitalinout_set_value(&self->mosi, (data_out >> 7) & 1);
+ common_hal_digitalio_digitalinout_set_value(&self->clock, 1 - self->polarity);
+ data_in = (data_in << 1) | common_hal_digitalio_digitalinout_get_value(&self->miso);
+ common_hal_digitalio_digitalinout_set_value(&self->clock, self->polarity);
+ }
+ din[i] = data_in;
if (dest != NULL) {
dest[i] = data_in;
@@ -279,20 +279,20 @@ bool shared_module_bitbangio_spi_transfer(bitbangio_spi_obj_t *self, const uint8
for (int j = 0; j < 8; ++j, data_out <<= 1) {
common_hal_digitalio_digitalinout_set_value(&self->mosi, (data_out >> 7) & 1);
if (self->phase == 0) {
- common_hal_mcu_delay_us(delay_half);
- common_hal_digitalio_digitalinout_set_value(&self->clock, 1 - self->polarity);
- } else {
- common_hal_digitalio_digitalinout_set_value(&self->clock, 1 - self->polarity);
- common_hal_mcu_delay_us(delay_half);
- }
- data_in = (data_in << 1) | common_hal_digitalio_digitalinout_get_value(&self->miso);
- if (self->phase == 0) {
- common_hal_mcu_delay_us(delay_half);
- common_hal_digitalio_digitalinout_set_value(&self->clock, self->polarity);
- } else {
- common_hal_digitalio_digitalinout_set_value(&self->clock, self->polarity);
- common_hal_mcu_delay_us(delay_half);
- }
+ common_hal_mcu_delay_us(delay_half);
+ common_hal_digitalio_digitalinout_set_value(&self->clock, 1 - self->polarity);
+ } else {
+ common_hal_digitalio_digitalinout_set_value(&self->clock, 1 - self->polarity);
+ common_hal_mcu_delay_us(delay_half);
+ }
+ data_in = (data_in << 1) | common_hal_digitalio_digitalinout_get_value(&self->miso);
+ if (self->phase == 0) {
+ common_hal_mcu_delay_us(delay_half);
+ common_hal_digitalio_digitalinout_set_value(&self->clock, self->polarity);
+ } else {
+ common_hal_digitalio_digitalinout_set_value(&self->clock, self->polarity);
+ common_hal_mcu_delay_us(delay_half);
+ }
}
din[i] = data_in;