summaryrefslogtreecommitdiff
path: root/docs/reference/asm_thumb2_mov.rst
diff options
context:
space:
mode:
authorDan Halbert <halbert@halwitz.org>2018-02-27 22:03:52 -0500
committerGitHub <noreply@github.com>2018-02-27 22:03:52 -0500
commit568c04e6afa8016062f685b2198c0209f62827f4 (patch)
treed07b76119f715add462983b335797adf64b61249 /docs/reference/asm_thumb2_mov.rst
parent6a2379fd0bfe10017d8abc5c36ef1d470c0d9b27 (diff)
parentea633117d01d94e8d56ed94344e4b3e46b4eef03 (diff)
Merge pull request #650 from tannewt/merge_2x3.0.0-alpha.2
Merge in commits from 2.x branch.
Diffstat (limited to 'docs/reference/asm_thumb2_mov.rst')
-rw-r--r--docs/reference/asm_thumb2_mov.rst27
1 files changed, 0 insertions, 27 deletions
diff --git a/docs/reference/asm_thumb2_mov.rst b/docs/reference/asm_thumb2_mov.rst
deleted file mode 100644
index 900bf957b..000000000
--- a/docs/reference/asm_thumb2_mov.rst
+++ /dev/null
@@ -1,27 +0,0 @@
-Register move instructions
-==========================
-
-Document conventions
---------------------
-
-Notation: ``Rd, Rn`` denote ARM registers R0-R15. ``immN`` denotes an immediate
-value having a width of N bits. These instructions affect the condition flags.
-
-Register moves
---------------
-
-Where immediate values are used, these are zero-extended to 32 bits. Thus
-``mov(R0, 0xff)`` will set R0 to 255.
-
-* mov(Rd, imm8) ``Rd = imm8``
-* mov(Rd, Rn) ``Rd = Rn``
-* movw(Rd, imm16) ``Rd = imm16``
-* movt(Rd, imm16) ``Rd = (Rd & 0xffff) | (imm16 << 16)``
-
-movt writes an immediate value to the top halfword of the destination register.
-It does not affect the contents of the bottom halfword.
-
-* movwt(Rd, imm32) ``Rd = imm32``
-
-movwt is a pseudo-instruction: the MicroPython assembler emits a ``movw`` followed
-by a ``movt`` to move a 32-bit value into Rd.