summaryrefslogtreecommitdiff
path: root/ports/raspberrypi/common-hal/busio/UART.h
diff options
context:
space:
mode:
authormicroDev <70126934+microDev1@users.noreply.github.com>2021-02-25 00:48:36 +0530
committermicroDev <70126934+microDev1@users.noreply.github.com>2021-02-25 00:48:36 +0530
commit5d7fdafcdec126f4f552689df25cecf30b39265d (patch)
tree104e764d9b7168f77ef97461a855f261724535c2 /ports/raspberrypi/common-hal/busio/UART.h
parentb12ccefbe6afd2c8b1743ce7759880ef3b01e9ed (diff)
implement suggested changes
- add internal buffering - rtc initialization fix
Diffstat (limited to 'ports/raspberrypi/common-hal/busio/UART.h')
-rw-r--r--ports/raspberrypi/common-hal/busio/UART.h6
1 files changed, 4 insertions, 2 deletions
diff --git a/ports/raspberrypi/common-hal/busio/UART.h b/ports/raspberrypi/common-hal/busio/UART.h
index 03613daeb..da6170596 100644
--- a/ports/raspberrypi/common-hal/busio/UART.h
+++ b/ports/raspberrypi/common-hal/busio/UART.h
@@ -28,7 +28,7 @@
#define MICROPY_INCLUDED_RASPBERRYPI_COMMON_HAL_BUSIO_UART_H
#include "py/obj.h"
-#include "common-hal/microcontroller/Pin.h"
+#include "py/ringbuf.h"
#include "src/rp2_common/hardware_uart/include/hardware/uart.h"
@@ -38,12 +38,14 @@ typedef struct {
uint8_t rx_pin;
uint8_t cts_pin;
uint8_t rts_pin;
+ uint8_t uart_id;
+ uint8_t uart_irq_id;
uint32_t baudrate;
uint32_t timeout_ms;
uart_inst_t * uart;
} busio_uart_obj_t;
-extern void uart_reset(void);
+extern void reset_uart(void);
extern void never_reset_uart(uint8_t num);
#endif // MICROPY_INCLUDED_RASPBERRYPI_COMMON_HAL_BUSIO_UART_H