samples/VHDL/foo.vhd


1
2
3
4
5
6
7
8
9
10
11
12
13
14

-- VHDL example file

library ieee;
use ieee.std_logic_1164.all;

entity inverter is
	port(a : in std_logic;
	     b : out std_logic);
end entity;

architecture rtl of inverter is
begin
	b <= not a;
end architecture;